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This research considers a new realization of digital filters suitable for VLSI
implementation. The method involves delta modulation which provides analog-to-
digital (binary) conversion. The output of a linear system is the convolution of the
input and the system impulse response. This new digital filter requires that both
the input and the impulse response be first converted to bit streams using delta
modulation. These bit streams are then convolved. The result is an analog voltage
which approximates the convolution of the analog functions.
Direct convolution of the bit streams is difficult to realize with electrical cir-
cuits. A greatly simplified system with equivalent performance is a result of this
research. This is called the reduced delta convolution (RDC) system (digital filter).
The performance of the RDC system when used as a convolver and as a correlator
is analyzed and verified by computer simulation. Analyses of the effects of self
noise and external noise are included. Conclusions are that the RDC system has
considerable potential as a digital filter when using integrated circuits. Realization
requires considerably fewer components and simpler connections than other digital
filters. A reason is that there are no multipliers required in the RDC system. The
RDC system requires no synchronization, operates in real time and is easily pro-
grammed. Further, the RDC system has noise performance which is better than
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h(t) * x(t) :
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bandwidth of the signal
the result of convolution at instant i • T9
the result of correlation at instant i • T9
a constant equal to sampling period multiplied by the





the oversampling ratio = ^ , where W is the signal bandwidth
gain factor
amplification gain of an amplifier
prediction gain
causal impulse response
staircase representation of the causal impulse response
staircase representation with constant step size
the i^- bit of h(t)
the stepwise approximation of h(t)
staircase representation with variable step size
impulse response
the delta modulation version of h(t)
convolution of h(t) and x(t)
the delta convolution (normalized) at time jT9
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This research is concerned with a new realization of digital filters. The method
used involves delta modulation.
We define and discuss digital filters in Chapter Two.
In Chapter Three we briefly explain delta modulation which converts an analog
signal to a digital (binary) signal. We then introduce a new method of convolution
which is called delta convolution in this report. The two signals to be convolved
are first converted to binary form using delta modulation. Time domain analysis
is used to derive equations of interest and to define the required hardware. An-
alytical examples are presented to show that the results obtained using the delta
convolution method and conventional methods are similar. We conclude that direct
implementation of the delta convolution method results in a complicated system
(large number of gates and interconnections).
A system which involves two feedback circuits to account for the previous
values involved in delta modulation and convolution is developed in Chapter Four.
We call this the reduced delta convolution (RDC) system. The result is a simple
hardware realization. We define (block diagram) a system which functions as a
convolver (linear filter) and a similar one which is a correlator.
In Chapter Five we introduce a possible circuit to implement the RDC system.
A comparison between the needed hardware and complexity of the RDC system
and a conventional digital matched filter (DMF) is included. The result is that the
RDC system has a simple layout for IC realization and requires less than 10 percent
of the transistors needed for a typical DMF having comparable performance.
18
Simulation results when the RDC system is used as a convolver (lowpass filter)
and a correlator (matched filter) are presented in Chapter Six. The simulation
results include the transfer function of a RDC lowpass filter, the response of the
RDC lowpass filter to two signals, one in the pass band and the other outside
the pass band, and the output of a RDC lowpass filter with a square wave input.
Included also are responses of matched filters to a raised cosine pulse and to a chirp
signal.
Chapter Seven documents the noise characteristics of the RDC system. Op-
timum values of important RDC system parameters are derived. Analyses of self
noise and input noise are presented. A conclusion made is that the RDC system
has noise performance which is better than predicted by ordinary filter theory.
Simulation results for the chirp matched filter and lowpass filter when used in the
presence of additive input noise are shown. Again, the noise performance is better
than predicted by theory. A reason for this is detailed. This chapter also includes a
modification to the RDC method called variable step size RDC. Simulation results
for the variable step size RDC lowpass filter and notch filter are presented.
The results of this research indicate that the VLSI compatible RDC system
may be an attractive means of realizing digital filters. The system requires no
synchronization, has no multipliers and is easily programmable. Other features
include real time operation (no off-line processing) and no limitations on the time
duration of the signal to be represented in matched filter applications.
When compared with other digital filter realizations, the RDC system appears
to require considerably fewer components and simpler connections. Finally, because
of the properties of delta modulation, the RDC system achieves noise performance
which surpasses that predicted by ordinary filter theory.
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II. BACKGROUND
This research is concerned with the realization of linear systems (filters) using
digital technology. Common realizations of digital filters require a large number
of transistors and interconnections. This report describes a new type of digital
filter and documents its advantages and performance. We begin this description
by introducing linear systems.
A. THEORY OF LINEAR FILTERS
A continuous-time or analog signal may be described by a function of time,
say x(t). The response of a linear time-invariant system to x(t) is given by
oo oo
y(t)=f h(r) x(t - r) dr = f x(\) h(t - A) • d\ (2.1)
— oo — oo
where h(t) is the response of the system at time t to a unit impulse applied at time
t = 0. See Fig. 2.1. The function h(t) is, then, used to represent the linear system.
Linear systems are used as convolvers to realize filters (lowpass, bandpass, notch)
and as correlators (matched filters (MF)).
The right side of Equation 2.1 is commonly called the convolution of two
functions x(t) and h(t) and denoted as x(t) * h(t). From transform theory
Y(f) = X(f)-H(f) . (2.2)
where Y(f),X(f), and H(f) are respectively the Fourier transforms of y(t),x(t),
and h(t).
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A discrete-time signal is a sequence of numbers {x(i • T,)}, where the integer
i may vary over a finite or an infinite range, and where Ts is the sampling interval.
A linear time-invariant discrete-time system can be described by the input-
output relationship
oo
y{n-T3 ) = T3 ^ x(m T3 ) h((n - m) T3 )
m= — oo
<=- - oo
= Ta - ]T x((n-k)-T3 )-h(k-Ts ) (2.3)
fc= — oo
where x(n T3 ) and y(n T3 ) are the input and output signals, and h(n T3 ) is the
impulse response of the system. That is, h{n T3 ) is the response of the system at
n • T3 due to a unit sample (unit impulse sample) applied at t = 0. See Fig. 2.2.
The right side of Equation 2.3 is the convolution sum of the two sequences
{x(n-Tg)} and {h(n-T3 )}. When the sequence {h(n-T3 )} has only a finite number
of non-zero terms, we say the system has a finite impulse response (FIR). Otherwise,
the system is said to possess an infinite impulse response (IIR). If h(n T3 ) = for
n < 0, we say that the system is causal or physically realizable.
Using ^-transforms
Y( z ) = H(z)-X( z ) (2.4)
where Y(z), H(z), and X(z) are respectively the z- transforms of y(nT3 ),h{n-T3 )
and x{n • T3 ).
A large class of linear time-invariant discrete-time systems can also be de-
scribed by the linear constant coefficient difference equation
N L
y(n-T3 ) = Y, afc y((n-k)-T3 ) + J2 bk •*((*-*)• T.) (2.5)
k=l k=0
where it is possible to convert Equation (2.5) to an equation of the form of Equation











V(n .T a )
Fig. 2.2. Representation of linear time-invariant discrete-time system.
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In Equation (2.5), if a^ = for all fc, then
L
y(n TS ) = YJ h -x{(n- k) Ts ) (2.6)
fc=0
So, the output of the system depends only upon the current and previous values
of the input. This system is called non-recursive.
From these results, we can now consider ways of realizing discrete-time sys-
tems. These realizations are called digital filters. This research is concerned with
a new realization of a digital filter.
B. VARIOUS REALIZATIONS OF LINEAR FILTERS
The unit sample response for the non-recursive system described in Equation
(2.6), is given by
L
h(n-Ts )= Y,hS(n-k). (2.7)
k=
This system is known as a finite-impulse response (FIR) system because we have
a finite number of terms in the unit sample response (Bird [2]).
From Equation (2.7), a FIR digital filter has a transfer function
L
H(z) = Y,hz--kOkZ
which is often implemented as a tapped-delay line and is sometimes called a
transversal filter. (See Fig. 2.3 and Rabiner [3]).
It is important to realize that, while a non-recursive filter must have a FIR,
a FIR filter need not be implemented non-recursively. A recursive implementation
of a FIR filter can be obtained by introducing poles in the transfer function and
then canceling them with extra zeroes (Bird [2]). A new recursive implementation
of a FIR filter, which is called the reduced delta convolution (RDC) method, is
introduced in Chapter Four.
23






Fig. 2.3. Realization of transversal filter.
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A transversal filter can have an arbitrary impulse response of finite time dura-
tion and therefore can be used to implement any linear filter. (Any system whose
output is linearly related to the input is a linear filter.) In this sense, a transversal
filter can be thought of as a fundamental building block of linear systems.
In Equation (2.5), if a* ^- for one value at least, then we have an IIR filter.
In classical signal processing most of the filters are IIR systems. These filters
correspond to direct implementation of the filter's rational polynomial transfer
function.
In modern signal processing most filters are FIR systems. These filters corre-
spond to a direct implementation of the filter impulse response approximated with
a finite number of terms. These filters often arise as matched filters for radar and
sonar signals (Kailath [4] and Rabiner [3]).
FIR linear filters have several important properties which make them attrac-
tive for digital signal-processing applications. Among these features are simple
design, linear phase and the absence of any stability problems which may occur
in IIR filters. On the other hand, for the same filter, non-recursive technique uses
more taps and multipliers (Hamming [5], Young [6], McClellan [7], and Whalen
[8])-
Transversal filters are the popular choice of digital filter when using VLSI. We
consider next various circuit realizations of transversal filters.
C. TRANSVERSAL FILTER REALIZATION
1. Block Diagram
a. Transversal Filter as a Linear Filter
To implement a linear filter using transversal filters, it is sufficient to
choose the tap weights appropriately. From Equations (2.6) and (2.7), if the desired
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impulse response is known, then the transversal filter tap weights are simply the
sample values of the filter impulse response. See Fig. 2.4.
b. Transversal Filter as a Matched Filter/Correlator
Pulse detection in noise differs from analog signal transmission in two
major respects. First, we are usually concerned with determining the presence
or absence of a pulse. Second, we often know the pulse shape in advance, but
not its amplitude or arrival time. The pulse-shape information makes it possible to
design optimum receiving filters for detecting pulses buried in noise having a known
spectral density function. Such optimum filters (correlators) are called matched
filters.
Let x(£),0 < t < Td, be a signal to which a filter is to be matched.
The impulse response of the matched filter is defined as (Turin [9] and Turin [10])
( b • x(Td - 0; < t < Td
h(t) =
1 0; elsewhere
where the gain factor b is arbitrary and is henceforth taken as unity and Td is the
pulse time duration. The name matched filter comes from the fact that h(t) has
the same shape as the pulse x(t) with time reversed and shifted by Td seconds.
Fig. 2.5 is a diagram showing the application of a matched filter.
The ratio of peak signal power Sp to average noise power N at the
output of the MF is given by
T - Td - B N;
where Si and JV^ are average input signal power and noise power and B is signal
bandwidth. Then
SNRI = |^ = Td B (2.8)







w u u <r
b
. T b ^
_I 1 y(n-T 5 )
b
k
= h ( k ' T s) ; k = 0,1,2, ,L
The delay line taps are at delay values = k • T .
Fig. 2.4. Diagram of a transversal filter as a linear filter.
27
matched filter
x( t ) 9
+
noise
h ( t ) = x( Td
- t )
output
Fig. 2.5. Diagram indicating the application of a matched filter correlator.
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This important result shows that the filter SNRI is determined only by
the time duration of the pulse and its bandwidth and not by the pulse 'shape'.
Fig. 2.6 shows a transversal filter implementation of a MF, where we can
see that the values of the weights are exactly the same as that given for linear
filters (Fig. 2.5) except that the positions of the weights are reversed.
2. Circuit Realization
In Figures 2.4 and 2.6 the delay needed for the analog signal can be im-
plemented using the following conventional techniques:
• Charge-Transfer devices (CTD's), which include both charge-coupled devices
(CCD's) [12 - 14] and bucket-brigade devices (BBD's) [15, 16], can be used to
delay the analog signals (Butler [17]). When CTD's are used to delay analog
signals, the signal to be delayed is first sampled at a rate greater than twice
the largest significant frequency component of the signal. The analog samples
are then clocked through the CTD shift register. CTD's can achieve hundreds
of milliseconds of delay (Buss [18]).
• Acoustic delay lines are used as alternatives to CTD's for analog time delay,
but for small values of time delays (< 20/zsec (Buss [18])).
• Digital shift registers (SR) preceded by analog/digital conversion (ADC) and
followed by digital/analog conversion (DAC) can also be used to delay signals
as shown in Fig. 2.7.
a. Transversal Filters Using CTD's
In order to make a CTD transversal filter, it is necessary to nonde-
structively sample the delay line and to perform the weighted summation. The





w u f f ft
-*0








= h( T d - k-T s ) ; k = 0,1,2, ,L
T = L-T
d s
The delay line taps are at delay values = k •"!",





Fig. 2.7. Diagram showing realization of time delay of analog signals
using digital circuits.
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Generally, there are two approaches to implementing programmable
transversal filters using CTD's.
The first is the analog/analog system (Bosshart [19], and Denyer [20]).
Fig. 2.8 shows a block diagram of an analog/analog CTD transversal filter where
analog stores for both input signal and impulse response (reference store) are used
in conjunction with analog multipliers.
The main limitation is that since the weighting coefficients are stored
in the form of charge, they decay due to thermal leakage and must be refreshed
every 10 to 100 ms. The tap weight resolution is limited by the fixed pattern
noise associated with the MOS analog multipliers at each tap. In addition, the tap
weight data that are stored in off-chip digital memory must be converted to an
analog signal before it can be transferred to the on-chip analog reference store.
The other technique is the digital/analog approach (Tiemann [21] and
Tanak [22]) where the weighting coefficients are represented in digital form. See
Fig. 2.9. This requires a multiplying digital-to-analog, converter (MDAC) at every
filter point. The MDAC uses MOS transistors that route the output of floating
gate taps to either positive or negative summing buses. As a result of this, a fixed
pattern noise results due to variations in the tapping transistor characteristics along
the length of the array (Gandolfo [23]).
We can summarize the main limitations of transversal filters realized
using CTD's as follows:
• The time duration Td of signals that can be processed using CTD matched
filters is ultimately limited by the storage time of the devices (i.e., the time it
takes a stored charge to be lost due to leakage). Typically the storage time is













































Fig. 2.8. Diagram of the analog/analog method of implementing CTD











Fig. 2.9. Diagram of the digital/analog method of implementing a CTD
transversal filter.
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• The filter length (i.e., the number of delay stages L) is ultimately limited by
charge transfer inefficiency. Calculations indicate that
L-e<2 (2.9)
where L is the number of delay stages and e is the charge transfer inefficiency
per point where
e = 10" 3 for early versions of CCD/MOS
and




• The Nyquist sampling theorem requires that a signal having a bandwidth B
be sampled at a frequency greater than IB. Combining this requirement with
Equation (2.9) gives the following limitation on the Td B product (which is a
measure of pulse compression ratio or processing gain) of signals that can be
processed using CTD filters.
Td -B<l/e. (2.10)
The limitation imposed by Equation (2.10) can be compensated for by selecting
the weighting coefficients to invert the dispersion due to the imperfect charge
transfer. But the dependence of charge transfer efficiency on the signal ampli-
tude makes it impossible to exactly invert this dispersion at all signal levels.
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• The signal bandwidth is limited to less than half the maximum clock frequency
of the filter.
o For CCD's this limitation is w 20 MHz.
o For BBD's this limitation is « a few Megahertz.
• Another limitation on the CTD transversal filter is the accuracy with which
the weighting coefficients can be determined. For example the transversal
filters using MOSFET analog multipliers suffer from:
o Poor accuracy
o Lack of long-term stability
o Drifts that are found in most MOSFET multipliers
The weighting coefficients can also be realized using a split-electrode structure.
However, because the weighting coefficients are fixed by the split-electrode
structure, such devices are only suitable for applications where a fixed filter
response is required (Haken [25]).
b. Transversal Filters Using Digital Delay
It is possible to use clocked shift registers to provide delay. Then in
Fig. 2.10 the sampled input x(n • T3 ) is quantized into a number of bits, typically
12 to 16 bits for audio and 6 to 8 bits for video signals.
The digital signals (code words) recirculate in virtual delay lines com-
posed of random access memory (RAM) and are multiplied by the weights which are
stored in programmable read only memory (PROM). Every sampling time period
a new code word enters the RAM where the oldest one is discarded. Using a single
multiplier, the multiplication rate has to be L • /a , where L is the filter length and
fs is the sampling frequency. The large number of multiplications required each






























































Fig. 2.11 shows an equivalent scheme which uses L multipliers and
where mi and mi are the code word lengths of the PCM encoder and micropro-
cessor system respectively. In this scheme the multiplication rate is reduced to
f9 . The main disadvantage of this scheme is the increased cost compared with an
equivalent CTD implementation (Terrell [26]).
The next chapter introduces a new approach to the realization of transversal
filters. The circuit that results requires no voltage multipliers which results in
a considerably reduced number of components (transistors) when compared with
CTD and digital delay versions.
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This chapter introduces a new method of convolution which is called DELTA
CONVOLUTION in this report. The two signals to be convolved are delta modulated.
B. DELTA MODULATION
Delta modulation (DM) represents an analog waveform with a binary sequence
(bit stream). This analog-to-digital conversion (ADC) is quite different from pulse
code modulation (PCM). PCM involves code words and requires somewhat com-
plex encoders and decoders. Recovering the analog waveform from the code words
requires synchronization. By contrast, DM involves no code words, requires no
timing signals, and uses simple hardware (Roden [27]).
It has been found that analog signals such as speech and video signals gen-
erally have a considerable amount of redundancy; that is, there is a significant
correlation between successive samples when these signals are sampled at a rate
higher than the Nyquist rate. The redundancy in these analog signals makes it'
possible to predict a sample value from preceding sample values and to trans-
mit the difference between the actual sample value and the predicted sample
value estimated from the past samples. This results in a technique called DIF-
FERENCE ENCODING. DM is one of the simplest forms of difference encoding
(Ha [28]).
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The idealized DM codec (coder/decoder) is shown in Fig. 3.1. The band
limited output of the LPF is compared by subtraction with the stepwise approx-
imation x s (t). The difference xA is passed through a hard limiter whose output
is
+ l\ fx b (t) >x 9 (t)\
-lJ
lt \x b(t)<x 9 (t)J
The resulting binary output x(t) is applied through an ideal integrator (or accu-
mulator) with a feedback gain factor G to produce x 9 (t) where
Ax when using an accumulator
T.I
4£ when using an integrator; T3 is the sampling interval ^ * '
and where
Ax . £ £ (2i±l T- ) . i (2i±l Ta) eM?+1 }
2n + l_\ «=o
when using an accumulator (3.2)
rjn
jr- • f ' x(i) • d£ when using an integrator
x, —-— T,
where
x s{t) = x s ( Ts )-n-Ts <t<{n + l)-Ts Vn
The decoder for a DM waveform is simply a staircase generator (accumulator)
or an integrator. If a "1" is received the staircase increments positively. If a "0"
is received the staircase increments negatively. The accumulator (or integrator) is
followed by an amplifier having an amplification factor G. The amplifier may be
followed by a low pass filter (LPF) to smooth the staircase output into a continuous
function. A set of waveforms associated with the DM are shown in Fig. 3.2 which
also defines Ax of Equation (3.1).
DM systems are subject to two types of quantization distortion which are gen-


























Fig. 3.1. Block diagram of the delta modulation codec,
(a) Encoder, (b) Decoder.
42
Fig. 3.2. Delta modulation waveforms.
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x 3 (t) cannot change by more than Ax units in T9 seconds, ^r- is the highest input
signal rate-of-change that the DM codec can follow. We call %£ the DM slope-
following capacity and denote it by x' . When \jjj\ exceeds this quantity, slope
overload occurs and gives rise to the kind of error shown in Fig. 3.3. The granu-
lar noise arises because the DM signal is a discrete-amplitude representation of a
continuous amplitude process (Goodman [29] and Greenstein [30]). Consequently,
granular noise is always present. Only granular noise occurs when the input is
changing very slowly (« constant).
The key to effective use of delta modulation is the intelligent choice of two
parameters: (1) the step size Ax, and (2) the sampling interval T3 . Obviously,
granular noise is reduced by decreasing Ax, but at the expense of a reduced slope-
following capacity, and, hence, greater slope overload noise. In Chapter 7 we
introduce a procedure to choose the optimum step size and sampling interval such
that the total noise obtained from the granular noise and the slope overload noise
is minimized.
C. DELTA CONVOLUTION
The subject of this research is the representation of any linear filter using
DM. Time domain analysis is used to derive equations of interest and to define
the required hardware. In this chapter we pursue the DM equivalent of a linear
filter by direct operation on the convolution integral. This results in a cumbersome
expression and complicated hardware. However, working from this first result, it
is possible to apply two successive modifications which result in a quite simple




bandlimited analog input x(t)
staircase version x (t)
granular noise
Fig. 3.3. Waveforms showing slope overload and granular noise.
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Assume that h(t) and x(t) are two analog signals where
h(t) = x(t) = 0; t <
Let h(t) and x(t) be the delta modulated versions of h(t) and x(t), where h s (t)
and x 3 (t) are the staircase representations of h(t) and x(t) such that we have no
slope overload (Fig. 3.2). Assume also that





tjL bit of x{t) = x(t) for i • Ts < t < {% + 1) • T3
(3.3)
(3.4)
We let hi and Xi G { — 1,4-1} for all i. Therefore,
3
h 3 (t) = Ah-J2 hi] j • Ta < t < (j + 1) • T3
i=0
and




When the sampling rate and step sizes are chosen properly, then, as seen in Fig. 3.2,
x{t) « x 3 {t); j-T3 <t<(j + 1) • Ta .
Therefore, from Equations (3.6) and (3.7) we will have





j = integer part of
In the same manner,
j
h{t) « h 3 (t) = Ah-J2 h i\ j-T3 <t<(j + l)- T3 (3.9)
t=0
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We now have expressions for x{t) and h(t) which involve the bits of x(t) and h(t).
Now, a linear system (filter) is characterized by its impulse response h(t).
Given an input voltage x(t) and impulse response h(t), the output voltage y(t) can
be written as the convolution of x(i) and h(t). That is,
y (t) = h(t) * x(t) = I h(r) x(t -r)-dr/
A conclusion is that in the time domain, linear filters are completely and uniquely
identified by their impulse response h(t).
The preceding development suggests that x(t) « x 3 (t) and h(t) zz h s (t) and
so we can write
oo
y(t) ~ h 3 (t) * x 3 (t) =
J
h3(r) • xa(t - t)i-
Let k = integer part of £ . Then from Equation (3.9)
dr (3.10)
k-T3 < r< (k + l)-Tsh s {r) = Ah • y^^p ;
Similarly, from Equation (3.8)
m
2 3 (t — T) = Ax • \^ x i'i
t=0
where m = integer part of ^r- . But j = integer part of






t = j ' Ts+'€i; Gi is positive and less than T9 .
But k= integer part of r and so




From Equations (3.13) and (3.14)
integer part of
t-r
— integer part of
(j-fc)-r, + (ei -e2 )
because Ei and 62 are positive and less than Ts . So,
the integer part of
t-r
= j - k (3.15)
From Equations (3.12) and (3.15)
j-k
X ,(t - r) = Ax • Y^ *f; (j - k) T3 < t - t < (j - k + 1) • Ts (3.16)
i=0





















where L\ is the time duration of non-zero values of h(t). A duration of L\ seconds
corresponds to n\ = =*- bits of /i(£).
A discrete version of y(<) is formed by replacing the integral in Equation (3.17)
with another summation to obtain































h(r)AxU-Ts -r)= J^ {
Jfc=0 I
where hp and xp € {— 1,+1} .
We call h(r)Ax(j -T3 —t) the delta convolution (normalized) at time j -Ts . In
this last form, y(t) can be represented as the sum of appropriate products of ±1.
This result provided the initial motivation for this research because the product
(±1) • (±1) can be formed with XNOR gates. This is a considerable hardware
advantage compared with usual digital multipliers (and usual digital filters) which
have to form the product of PCM code words.
As an example of delta convolution, we convolve h(t) with x(t) where h(t) and
x(t) are given in Fig. 3.4. Applying the conventional methods of convolution the
result y (t) is given in Fig. 3.5 when we let Ta = 1.
Assume that Ax = Ah = 1. Then, the delta modulation versions of h(t) and
x(t) are given in Fig. 3.6. Applying the delta.convolution Equation (3.18),
y(0) = 0. .
The delta convolution when j = 1 (Fig. 3.7) is given by Equation (3.18) as
y(T3 ) = d • {h(r)Ax(T9 - r)} .
= C\ • {h • x }
= ^.{1-1}
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Fig. 3.7. The needed products for delta convolution at time T3 .
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The delta convolution when j = 2 (Fig. 3.8) is given by Equation (3.18) as,
y(2T9 ) = d {h(r)M(2T3 - r)}
= C\ • {h (2xo + xi) + hix ]
= d • {1(2 + 1) + 1(1)}
= Ci • (4) = 4.
The delta convolution when j = 3 (Fig. 3.9) is given by Equation (3.18) as
y(3Ta ) = d-{/i(r)Ai(3Ts -r)}
= C\ • {hQ (3x Q +2xi -fx 2 ) + hi(2x + xi) + ^2^0}
= d {1(3 + 2 + 1) + 1(2 + 1) + 1(1)}
= d • 10 = 10.
In the same way we can find the result of delta convolution y(t) for all values
of j • T3 (Fig. 3.10). It is clear from Figures 3.5 and 3.10 that simulated results of
analog convolution and delta convolution are essentially the same for this example.
Note that the maximum value of the convolution is 344.0 for both simulations.
Theoretically, the maximum value of the convolution is 341.33.
It is possible to expand Equation (3.18) and then create a circuit which forms
y(j-T3 ) for any h{t) and x(t). This is done in Appendix A. The result is a circuit
having an unacceptably large number of XNOR gates and a large memory. We
present in Chapter 4 a much simplified form of Equation (3.18) which eliminates
the considerable redundancy of mathematical operations inherent in that equation.


















Fig. 3.8. The needed products for delta convolution at time 2T3
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IV. REDUCED DELTA CONVOLUTION
Implementing Equation (3.18) directly results in a large number of gates and
interconnections as noted in Appendix A. The following reasoning suggests a sim-
pler form may be possible. The delta modulation representation of a function (x(t)
or h(t)) at any time t involves all previous values (history) of the function. The
feedback portion of the delta modulator accounts for this history. Also, the result
at any time t of convolving two functions depends on the history of both functions.
The integral portion of the convolution equation accounts for this history.
When using Equation (3.18) to determine the delta convolution result at time
t = £2^35 etc., we essentially involve (calculate) repeatedly the previous history
of both x(t) and h(t) at 12,^3, etc. This implies considerable redundancy of cal-
culation (hardware) which increases with time. By carrying the history (previous
calculations) forward, to the next calculation, the required hardware should be re-
duced. Feedback can be used for this purpose. Indeed, use of one feedback circuit
does reduce the complexity as shown in Appendix B. In this chapter, we develop
from Equation (3.18) a system which involves two feedback circuits to account for
the previous values involved in delta modulation and convolution. We call this the
reduced delta convolution (RDC) system.
The RDC system is a particularly simple implementation of Equation (3.18)
involving only n x gates and two registers the lengths of which are n\ and n x -f- 1
stages where n\ is the number of bits used to represent the system impulse response
h(t). The form of the RDC system can be developed by considering the terms of





y(T.) = C1 '[zo-h ]±r[Tt]
y(2Ta ) = d • [h (2x + Xi) + hx x ]
= 2r[T3]+r[2Ts ]
= y(T3 ) + I[2T3 ]
r[2T9 ] = CX -[ho -xi + ki -xo]
I[2T3 } = r[T3 ] + r[2T3 ]
= I[T3]+r[2T3 ]
I[Ts]=r{T3 ]
y(3Ta ) = C\ • [ho (3x + 2x\ + x 2 ) + hi • (2x + x\) + h2 x ]
= 3r[T3 ] + 2r[2T3 ] + r[3T3 ]
= y(2T9 ) + I[3T3 ]
r [3T3 ] = C\ [h • x2 + hi - xi + h2 - x ]
I[3T3 } = r[T3 ] + r[2T3 } + r[3T3 ]
= I[2T3 ] + r[3T3 ]
Note that the present value of the output is the previous value plus an in-
crement i\ Further, the present value of I is the previous value plus a residual
r which depends on the present contents of the input register. So, the new data
updates r which then updates I which then updates the output. These updates are
accomplished with feedback which involves storage of a discrete voltage as shown in

















stores read in on (k-l)th tick and read out on (k)th tick
Fig. 4.1. Reduced delta convolution system.
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been developed using transient or initial values (while the input register is becoming
occupied), it is shown in Appendix B that this same form prevails when the input
register is filled with values of x(jT3 ). So, the output of Fig. 4.1 represents the
convolution of x(t) and h(t) when the input register is fully occupied, and the
output is a transient response when the register is not fully occupied (loading and
unloading). This transient behavior is part of any filter realization that uses delay
elements (digital or recursive filters).
A. CIRCUIT REALIZATION OF TRANSVERSAL FILTERS
USING THE RDC METHOD
This section first considers a circuit based on Equation (B.ll) which functions
as a convolver (linear filter) and then a similar circuit which is a correlator. We
show that a convolver or a correlator can be constructed by using two shift registers,
ni XNOR gates, one or two amplifiers, one or two summers and two feedback loops.
We show that by simply reversing the contents of the impulse response register, a
convolver, in essence, becomes a correlator.
1. RDC Transversal Filter as a Convolver
From the preceding discussions and Appendix B, Fig. 4.2 is a diagram
of a system which can be used to implement a RDC transversal filter which is a
convolver.
In the realization of the filter of Fig. 4.2, we show the necessary delays
as consisting of charge-coupled devices (CCD). Not shown in Fig. 4.2 is the clock
of rate ^r ticks/second used to transport the bit stream through register Rx and
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Fig. 4.2. RDC transversal filter convolver.
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In Fig. 4.2,
conv(j Ts ) = output = ?/(j T3 ) » y(t)
Aconv(j • T3 ) = conv(j • T3 ) — conv([j — 1} • T3 )
A2conv(j • Ts ) =: Aconv(j • T3 ) — Acont;([/ — 1] • T3 ).
In Appendix B, it is shown that
ni — 1 ni — 1
A2conu[j • Ts ] = C\ I ^ < J?fc (t) > • < Rx(i) > - < £r(ni ) > • ^ /*,-
?=o i=0
where < Rh{i) > represents the contents (±1) of cell i of the impulse response reg-
ister, etc., and where < R x {i) > changes with time. So. the value of A2conv[j T3 ]
depends on the contents of register Rx at time j T3 .
There are several constants in Fig. 4.2 which are defined as follows:
nt —1
ki = amplifier voltage gain = —C\ • > h %
i=0
&2 = amplifier voltage gain = C\
A\
, At, ^3 and ^U are voltage summers.
2. RDC Transversal Filter as a Correlator.
When the RDC system is used as a correlator, then the content of the
impulse response register is reversed as shown in Chapter 2. Following the same
procedures given in Appendices A and B. the following result is obtained
( n\ — 1 n\ — 1




A2corr(j • T3 ) =\ Acorr(j T3 ) - Acorr([j - 1] • T3 )
Acorr(j T3 ) = corr{j T3 ) — corr([j — 1] • T3 )
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and where A2corr(j -Tg), Acorr(j -T3 ) and corr(j -T3 ) are the incremental change in
the change of the discrete correlation values, the change in the discrete correlation
values, and the result of correlation at time j T3 .
Fig. 4.3 is a block diagram of a correlator as given in Equation (4.2)
where
&3 = C\ • y hi = — ki and k* = —C\ = — &2-
i=0
As expected, there is similarity of structure and commonality of hardware
in the realizations of the convolver and correlator. In fact, if the input register is
bidirectional and if the amplifiers become inverting, then a convolver becomes a
correlator and vice versa.
We can draw some conclusions concerning hardware from Fig. 4.2.




and we will not need the amplifier of gain ki nor the summer Ao
b. The needed storage equals (2ni + 1) binary stages or cells and 2 single
stage CCD's.
c. The needed number of binary multipliers (XNOR gates) is n\.
d. The needed number of operational amplifiers is 4.
e. C\ is a scale factor (could be apart from the IC realization of the RDC
system).
f. The same IC can be used as a convolver or a correlator.
Given h{n\ • T3 ) — 0. We know h s {ri\ • T3 ) zz h{n\ T3 ). But
Til — 1
h 3 (rii T3 ) = Ah- ^ h x when h(0) = 0. So, when h(rii T3 ) = 0, then
i=0
n\ — 1













n , -3j» ,
<R (n ) > = x
A 2 corr( [j+n ,] .T )
A corr( [j+n
,
- 1 ] . T ) one stage CCD one stage CCD
corr( [j+n -1] . T )
1
s
Fig. 4.3. RDC transversal filter correlator.
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We can now identify some important features of the RDC system.
a. Uses digital technology (compatible with VLSI).
b. There are no code words and hence no synchronization requirements.
c. There are no multipliers (XNOR gates accomplish an equivalent function).
d. Real time operation (no off-line processing).
e. Easily programmable to represent impulse response of interest.
f. No limitation on the time duration Td of the signal in matched filter
applications.
g. No theoretical limitation on the number of register stages (taps); filter
sections can be easily cascaded using several IC's to realize longer
duration impulse responses.
h. Reduced hardware requirements (complexity) compared with other
FIR filter realizations. An example is provided in Chapter 5.
In Chapter 7, we conclude from simulation results that when used as a matched
filter or ordinary linear filter, the RDC system has noise performance which is
better than predicted by ordinary filter theory. The reasons for this are explored
in Chapter 7.
This chapter (4) presents a system (block diagram) which realizes an approx-
imation to the convolution integral. The system can be used as a linear filter or
a correlator. The next chapter details the hardware (circuit diagram) required to
realize the RDC system.
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V. HARDWARE REALIZATION OF THE RDC SYSTEM
A. INTRODUCTION
In this chapter we introduce a possible circuit to implement the RDC system.
We also compare the needed hardware and complexity of the RDC system and
a conventional digital matched filter (DMF). We conclude the RDC system has a
simple layout for IC realization and requires less than 10% of the transistors needed
for a typical DMF having comparable performance.
B. CIRCUIT DIAGRAM OF THE RDC SYSTEM
Fig. 5.1 shows a possible circuit having as output A2conv(j T3 ) which is
defined in Equation (B.ll) and shown in Fig. 4.2. Register Rh contains the bit
sequence representing the delta modulation equivalent of the impulse response of
the filter being realized. Register Rx contains {n\ +1) bits of the delta modulation
representation of the input voltage to be filtered. The XNOR gates produce the
binary products of the contents of register Rh and register Rx . From Equation
(B.ll), we need to sum the outputs of the XNOR gates. But, it is difficult to sum
voltages. Therefore, we use field-effect transistors (FET's) as voltage-to-current
converters and then sum currents. Each FET will be in one of two states:
1) Cut off when its gate has a "—1" (or 0) voltage which means zero current
passing through it.






























= A2conv( j . T )
7T77" 7777"
V = V - Vv 2 co v i
Fig. 5.1. A circuit which provides A2conv(j Ta ).
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All the currents from the FET's enter node B to form Itotai leaving node B.
So, from Fig. 5.1,
Vi = r3 • Itotal,
or,
Vi=r3 .J.(na )
where na = the number of bits for which <Rh(i) >=<Rx(i)>;i = 0, 1,2, . . . n^ — 1
Let X = n a — number of bits for which < Rh(i) >^< Rx(i) >; * — 0, 1,2, . . . n\ — 1
So, A = n a — (rii — na ) = 2n a — rij; na — 0,1,2, .. .n,\.
As a result of this,
r3 I-
V\ = (A + ni); A = ~ni,-ni +2,...,ni -2,n! (5.1)
and,
(Vi)max = r3 • /• ni.
Assume that (Vi)max = 2VCC . Then Vcc = r3 '" ; where Vcc is an externally
supplied constant (dc) voltage. Using this in Equation (5.1) gives
Fig. 5.2 shows V\ as a function of A.
We can use Equation (5.2) to define V2 in Fig. 5.1 as follows
(5.2)
V2 = Vcc - Vl = Vcc -





Let &i = Ci • I X] ^t ) = constant for the impulse response of interest. From
Fig. 5.1
V3 = -V2 -kr <i**(ni) >
r3 I














Fig. 5.2. V\ as a function of A.




A2conv(j TS ) = C1 >< ^ < Rh (i) > • < Rx(i) > \ ~ h' < Rx (ni) >
But,
n\ — 1
^T < Rh (i) > < Rx (i) >= A
t=0
Therefore, we can write -
A2conv(j • Ts ) = C\ A - fcr < Rx{n x ) > • (5.4)
From Equations (5.3) and (5.4), we can make V3 = A2conv(j T3 ) if we set C\ =
2
"
Knowing the step sizes Ax and A/i, the sampling frequency ^-, and the im-
pulse response register contents and length t?i, we can determine the constants C\
and k\ . Knowing ri\
,
C\ and choosing a convenient value for /, we can determine
r3 and Vcc . We choose Vod hi Fig. 5.1 sufficiently larger than (Vi)max so that the
current / is constant.
The circuit of Fig. 5.1 has as its output A2conv(j T3 ). To find y(j Ta ),
the value of convolution, we have to use two feedback circuits as mentioned in
Chapter 4. Fig. 5.4 shows one circuit which provides y(j T9 ) when its input is
A2conv(j • T3 ). The values of r5 are arbitrary. From Fig. 5.4,
y(j -T3 ) = conv(j -T3 )


















Aconv(j • Ta ) = Aconv((j - l)Ta ) + A2conv{j • Ta )
and A2conv(j • Ta ) is given in Equation (5.4).
C. HARDWARE COMPARISON OF THE RDC SYSTEM AND A
TYPICAL DIGITAL MATCHED FILTER (DMF)
We can estimate the hardware requirements of the RDC system using Figures
5.1 and 5.4. There are four different circuits identified in those figures. There is
also a delta modulator which could be part of the system or could be off the chip
when using IC technology.
Assume 6 transistors are needed to realize each stage of a shift register. Then
the RDC circuit requires 6ni transistors for the impulse response register and
6(ni + 1) for' the input register for a total of 6(2rii + 1) transistors.
Assume each XNOR gate requires 10 transistors. Then the array of gates
requires Wni transistors.
There are n\ field-effect transistors.
Assume 20 transistors are required for each op-amp for a total of 120 transistors.
The total hardware requirements, neglecting resistors and capacitors, is (23ni +
126) transistors plus 2 single stage analog storage elements (CCD's) and possibly
a delta modulator. The hardware (in fact, the circuitry) is the same for the re-
alization of a convolver (lowpass filter, bandpass filter, etc.) as for a correlator
(matched filter).
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A conventional way to implement a DMF is presented by Turin [10] (see Ap-
pendix C). We will compare the hardware required for this DMF with that previ-
ously tabulated for the RDC system.
Assume that the sampling frequencies for the conventional method given by
Turin [10] and the RDC method are 2fmax and 2 • F • jmaz respectively, where
fmax is the maximum frequency component of the band limited version of the
input signal and F is the oversampling ratio. As a result of this
m _2-F
T-— - F
where n\ is the register length of the RDC system and L is that of the conventional
DMF register.
We can now list the needed hardware to implement a conventional DMF and
that needed to implement an equivalent RDC filter. The results are in Table
5.1.
If we assume each adder needs only 6 transistors, then the needed transistors
to implement the DMF filter, neglecting the D/A and A/D converters and the
amplifiers required are
6(N + M) L + 10M -N-L + 6M N(L - 1)
where the needed transistors for the RDC system are
23n! +126 = 23(F-L) + 126
Define Rt as
the needed transistors when we use RDC method
the needed transistors when we use DMF method
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TABLE 5.1. COMPARISON BETWEEN THE DMF CONVENTIONAL
METHOD AND THE RDC METHOD
Conventional DMF RDC
1. N shift registers having
N L binary stages and one
having M L binary stages
2. M • N L binary multipliers
(XNOR gates)
3. M N • (L - 1) summers
4. A/D converter
5. D/A converter
6. M • N sets of interconnections
where the number of these sets
equals to L
Two shift registers having









For large values of L, then
Bn
23F
Q(N + M) + 16M • 'N






From Equation (5.6) we conclude that the circuit complexity is equal for F « 50.
When L = 1000,M = N = 8, and F = 4 then RT = 0.0823. In general, we
conclude that the number of transistors needed to implement the RDC method
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is less than 10% of that needed to implement the conventional DMF filter. In
addition the circuit layout of a conventional DMF method is more complex than
that of the RDC system.
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VI. PERFORMANCE OF THE RDC METHOD
In this chapter we present simulation results which show the transfer function
of a RDC lowpass filter (LPF), the response of a RDC LPF to two signals, one in
the pass band and the other outside the pass band, and the output of a RDC LPF
with a square wave input. Included are responses of filters matched to a raised
cosine pulse and to a chirp signal.
A. LOWPASS FILTER PERFORMANCE
1. Transfer Function of the RDC System
Fig. 6.1 is a block diagram of the RDC system used to find the transfer
function when used as a LPF. We assume a LPF cutoff frequency fc of 1.0 Hz.
The impulse response h(t) is, then,
h(*\ o t sin(27r/cQ sin(27ri)M<) = 2 - /c ' 2,fc t
=2
~^r
where the corresponding causal impulse response h c (t) together with its staircase
representation h C3 (t) are plotted in Fig. 6.2.
We obtain the transfer function by applying to the RDC system the signal
x(t) = A{ • sm(2irfit).
Following the transient time, which is dependent upon the register length
n\ and the sampling interval T3 , the output y{t) is
y(t) = A • sin(27r/i<
-f (f>) where <f> « 0.













Fig. 6.1. Block diagram of the system














































The register length ni depends on T3 and Tj which is shown in Fig. 6.2. In
fact, ri\ = y~. For a fixed Ts , increasing n\ permits a more inclusive representation
of the impulse response h(t). In the following, we measure Tj, in terms of the number
of zeroes about the main lobe of h c (t) and included in T^.
Figures 6.3, 6.4, and 6.5 show the magnitude of the transfer function for
the RDC LPF where the number of zeroes of the impulse response are 2, 6, and 8
respectively. As expected, the LPF transfer function "improves" as more zeroes of
h c(t) are included.
Fig. 6.6 shows the magnitude of the transfer function of the RDC LPF
when Td includes 6 zeroes of h c (t) and when rectangular and Hamming windows
are used. We see that the ripple in the transfer function is reduced using the
Hamming window.
When the step size Ah becomes larger than the side lobes of the impulse
response, then the delta modulator considers the side lobes are of equal amplitudes
(see Fig. 6.2). To alleviate this problem we can choose a smaller step size and
increase the sampling rate to maintain the DM slope-following capacity. This
results in increased register length n\. An alternative is use of a variable step size
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2. The Output of the RDC LPF When the Input is the Sum
of Two Sinusoids, One in the Pass Band and the Other
Outside the Pass Band
Assume that the RDC LPF with fc = 1.0 Hz, has an input
x(t) = 0.5 sin
( ^j- ) + 1.0 sin(tM)
where w\ = 2xfi and f\ = 1.2Hz.
Figures 6.7 and 6.8 show the input x(t), its staircase representation x 3 (t), and the
output y(t) of the filter. We see that the 0.4 Hz sinusoid is preserved in the output
while the 1.2 Hz term is suppressed. The RDC system when configured as a LPF
does discriminate (filter) on the basis of frequency.
3. The Output of a RDC LPF with a Square Wave Input
Assume fc = 1.0 Hz. Assume the input x(t) is a square wave of frequency
/o = 0.25 Hz, where Fig. 6.9 shows the input x(t) and its staircase representation
x 3 (t). It is expected that the first and third harmonics of the input will appear in
the output of the LPF and all other harmonics will be suppressed. Further, the
amplitude of the third harmonic should be one third that of the first harmonic
according to the Fourier series representation of the square wave. The simulation
result agrees with this expectation as shown in Fig. 6.10.
Assume that the square wave input has a fundamental frequency of 0.5
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B. MATCHED FILTER PERFORMANCE
1. Filter Matched to a Raised Cosine Pulse
Fig. 6.12 shows a block diagram of the system used to simulate the im-
plementation of a filter matched to a raised cosine signal. The impulse response of
the matched filter
( A (l + 008 (2W (^-|))) 0<*<^
h(t) = x(Td -t)= I
[ _A (l +cos (2tt (f + I))) \ < t < Td
where x(t) is the input signal and Td is the time duration. Fig. 6.13 shows the
raised cosine impulse response where A was chosen to be equal to 1.0 volt and
Td = 1.0 second.
Figures 6.14 and 6.15 show the results of correlation when we use the
conventional methods [y (t)] and the RDC method [y(t)\ with an oversampling
ratio F = 8.0. Note that these results have the same shape. The theoretical
maximum of the correlation is
\A2Td = 1.5
Simulation results give a maximum value of correlation equal to 1.49999 when using
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2. Chirp Matched Filter
The chirp or linearly frequency modulated signal has been popular in pulse
compression applications in the past because it is possible to realize filters matched
to the chirp signal using acoustic devices. The instantaneous frequency fi(t) as a
function of time is given in Fig. 6.16 where fi(t) = fi + ji. ' t where Td is the
chirp pulse time duration. So, the chirp signal (voltage) is then equal
A block diagram of the system simulated is shown as Fig. 6.17. Figures
6.18, 6.19, and 6.20 show the input signal x(t), the output ycvi (t) when we use
a conventional method, and the output y{t) of the RDC matched filter. System
parameters used are /i = 0.0 Hz, ji — 5.0 Hz, Td = 4.0 seconds, A = 1.0, F = 4,
and n\ = 160.
From Figures 6.19 and 6.20 we observe that the maximum of ycvi (t) is
1.88820 and of y(t) is 1.84669 where the theoretical maximum is 1.8879557. After
the input expires the output is constant (non-zero). This dc offset is explained
in Appendix D. From Equation (D.3) the dc offset is expected to be equal to
±4r (total area under h(t)).
Increasing the oversampling ratio F to 32 decreases the dc offset. See
Figures 6.20 and 6.21. This is so because when F increases, Ax decreases to keep
the value of the slope-following capacity constant. And when Ax decreases, then
from Equation (D.3), the dc offset decreases.
Note that in the case of the raised cosine matched filter, the result of
correlation has no dc offset because the total area under h(t) equals (see Fig.
6.15).
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VII. NOISE PERFORMANCE OF THE RDC SYSTEM
A. INTRODUCTION
A DM converts an analog signal to a binary signal. This implies quantization.
As a result of this and because of noise which may appear on the input, the output
is subject to distortion. We identify two types of distortion and call their causes
self noise and external noise. Self noise is caused by the delta modulation process.
External noise is present at the input to the DM.
In this chapter we consider the effects on the output of the RDC system of
first self noise and then external noise. Simulation results for lowpass filters and
matched filters are presented. The idea of filtering on the basis of the slope of a
voltage is introduced. Also included is the variable step size RDC method used
to overcome a self noise effect on the representation of the impulse response of a
filter.
Self noise is affected by the step size and sampling rate used in DM. Therefore,
before considering self noise, we first establish an optimum step size.
B. OPTIMUM STEP SIZE
In this section we define and derive the optimum step size for use with the
RDC method.
Let x(t) be a zero-mean random input to the two level quantizer shown in Fig.
7.1. (In Fig. 3.1, the hard limiter, amplifier of gain G, and the flip flop can be













Fig. 7.1. Two level quantizer, (a) Block diagram, (b) Transfer characteristics.
(c) Example of input pdf.
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Let x(t) have a probability density function (pdf) px (') and variance cr2x . (If
the input x(t) has a nonzero mean, we can subtract it from the input and add it
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—00
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If px (x) is symmetric about zero, then
/"a 2 = a2x - 4Ax • / x • pz (x) • dx + (Ax) 2 . (7.2)
0"









Ax opt = 2 J x • px (x) • dx. (7.3)





- 2Ax • Ax opt + (Ax) 2 when Ax ^ Ax opt (7.4)
and ~
min {<r2 } = a\ - (Axopt ) when Ax = Ax opt (7.5)




min{€l) = H±ipi = 1.i^£ (7 . 7)
where the inverse of G 2 can be considered els a signal to noise ratio.
Table 7.1 lists **"" for different probability density functions and indicates
the corresponding minimum value of G 2 . When the input is a sine wave, then the
pdf is an arcsin function and x ° gt = 0.9 (Jayant [31]). In all simulations this
value of optimum step size was calculated for the applied voltage and then used to
obtain the results.
The value of Axopt is that which minimizes the variance of the difference be-
tween the input and the output of the two-level quantizer. The two-level quantizer
is part of a delta modulator. In fact the DM of Fig. 3.1 is formed by an integrator
or accumulator in a feedback path from the output of a two-level quantizer to its
input. We now have a new variable which is the gain g in the feedback loop. In
the next section, we derive the optimum value of g.
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TABLE 7.1. OPTIMUM STEP SIZE AND MINIMUM VALUE
OF THE QUANTIZER PERFORMANCE FACTOR FOR
DIFFERENT INPUT PDF'S.







1. Optimum Gain of DM Feedback Loop
In Fig. 7.2, assume that the accumulator has an inherent 1 bit delay; then,
x 3 (n -Ts ) = g x([n - 1] T3 )
.
As a result of this
~arA (n • Ta ) = x(n • T3 ) - x 3 (n • T3 ) — x(n • T3 ) - g • x ([n - 1] • T3 )
(xA (n -T3 ))
2
= (x(n -T3 ) - g x([n- 1] -T3 )f = o\.
Therefore,





- 2g p x a]. . (7.8)
where cr\ is the variance of the input signal to the quantizer (hard limiter) and pi
is the value of the variance normalized autocorrelation function RXX { T ) of %{t) for
T = T3 .






















Fig. 7.2. Block diagram of the delta modulator and demodulator.
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Therefore,
gop t = pi and min{a2A } = (1 - p\)a2x (7.9)
We see from Equation 7.9 that the error variance is less than the input signal
2
variance a2 for all non-zero values of p\. We call
-f- a prediction gain Gp.
2
The maximum value of Gp = max{Gp} = —:
—
*




Processors of speech and images are often based on long-term autocorre-
lation functions. In general, for speech p\ has a value close to 0.9 (Jayant [31]). In
sub-optimal design, p\ is taken as 1 and so g = 1.
The preceding consideration of a two-level quantizer and feedback gain
can now be applied to determine the optimum step size for DM analog-to-binary
conversion.
2. Optimum Step Size for Delta Modulation
From Fig. 7.2 we can define for a DM signal the reconstruction error
r(n • Ta ) as follows
r(n • Ts ) = x(n T3 ) - y(n • Ta )
where y(n • Ts ) is the output of the delta demodulator which is equal to x 3{n • Ts ).
We can prove that the reconstruction error has a minimum variance
min{el} •(!-/>?)
min {«?}-*{«»-
(1_;^ {<f} «s p-u)
where we note that the minimization in Equation (7.11) is with respect to Ax and
that this result holds for g « p\ (Jayant [31]).
From Equation (7.7) we can say that
Ax op t = f y 1 - min {e 2,}) • <xA
= • <ta (7.12)
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where is a constant which depends on the pdf of the input x(t). Also, from
Equations 7.7 and 7.11
Jl _ \\—p\) 2 (n io\
(I - p\ • min {£.]})
So, from Equations (7.12) and (7.13)
(i
-A)
(l - p\ . min {e\})
Ax opt = e-J \ Hl\^^ <JX (7. 14)
where rnin{£ 2 } < 1, and can be found using Equations (7.3) and (7.7) or Table
7.1 for the pdf of interest.
If Pi — 1 (which is the case for speech and video signals for sampling
frequencies higher than the Nyquist frequency), Equation (7.14) can be rewritten
as follows
AX -o. / a-??) ,ax,„




Then using Equation (7.12),
Ax opt = yf\-p\ <rx . (7.15)
For pdf 's of many common input signals,
max{Gp} = r x F2
l ~ Pi
(Jayant [31]) where F is the DM oversampling ratio defined in Section V.C.
Let
J.
where Cpg is a constant. From Equations (7.15) and (7.16)
max{GP } = C2pgF
2
= j (7.16)
Axopt = -^— (7.17)
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For example, for a sinusoid of frequency /j and amplitude A which is sampled at
frequency fs











-Ta) — cos(iui(2n + 1) • T3 )
- — cos(ty 1 • Ta )
A2 (27rf.
cos
2 V UM = T cos (f) ^
^xx(o) = y- ( 7 - 19 )
K-xxy-L s )
-Rzx (0)
= cos (I) .
X2 X4
cos x = 1 1 — .
2 4!
pi = cos (|;) « 1 - - (^ where F >> 1
7T\ 2 1/7T\ 4 / 7T \ 2
As a result of this
-l F2






From Equations (7.17) and (7.20)
7T
FAar opt







-/i 2.22 A ,„^AxoP t = 7—— « 7-- = —pT". (7.22)
Having established optimum values of step size and gain for a DM, we now
can use these results to determine values of self noise in the ADC process using
DM.
C. SELF NOISE
Chapter Three identifies two types of self noise: granular (quantization) noise
and slope overload noise.
1. Granular Noise Power
If \x(t)\ is less than the step size as shown in Fig. 7.3, the granular noise
is given by
eg
= x(i) - x a (t)
Generally, we have granular noise for all x(t) because of quantization. To
precisely define eg , let us assume that the analog input to the DM modulator x(t)
and the output of the DM receiver are given in Fig. 7.4. Assume also that the
step size Ax and the sampling interval Ts are infinitesimal, but with their ratio the
same as the actual system. The output of the DM receiver will then be the smooth
function x S9 (t) shown in Fig. 7.5.
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We define slope overload noise e9Q as the difference between x(t) and x 33 (t);
the remaining distortion (x 33 (t) — x s (i)), is granular noise.
Granular noise eg is essentially uncorrelated with the signal (Peebles [32]
and Protonotarios [33]) and is approximately uniformly distributed (Goodman [29]






and the granular noise variance is given by
' i ^ (Ax) 2
-Ax
-1 = J (',? ( l£z ) *f
= *=?- < 7-23)
So, the granular noise power increases as the square of the step size.
2. Slope Overload Noise
In general the slope overload noise is correlated with the message (Peebles
[32]). A number of analyses to find the slope overload noise power are introduced
by Protonotarios [33], Zetterberg [34], Rice (with O'Neal) [35], and Abate [36]. All
these results do not either individually or collectively pertain to all slope-following
capacities and input spectra. Greenstein [30] found an expression for slope overload
noise power that is accurate for all slope-following capacities and input spectra of
possible interest for linear delta modulators having Gaussian random inputs.
Let us define the slope overload factor
A Xo (7.24)
- /dx\
V dt / r.m.s
where x' is the slope-following capacity. A highly accurate approximation to the
slope overload noise power a2so for linear delta modulators having Gaussian inputs
and for all spectra, that was given by Greenstein [30], is as follows
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Fig. 7.3. Illustration of the case where \x(t)\ < Ax.
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Ax
Fig. 7.4 The input signal and its staircase representation.












= o* [l + 2.7535 + 2.952s 2 ] exp(-0.341s 2 )
• exp {(ax - 2.753)5 + a2 [exp(a3 s + a4 s
2
) - l] } ; < s < 4.0 (7.25)
where the expression given by Equation (7.25) predicts a2 with an accuracy of
1 dB or better for s between 4.0 and 6.5. For s > 6.5, a2so is at least 119 dB below
a2.. The variables ai,a2>^3, and 0,4 are determined by the spectrum of the input
(Greenstein [30]). For example, for bandlimited white noise
<2i = —0.036,^2 = 0.37, a^ = —3.83, and a± = —5.9.
(See Fig. 7.7.) From this section and section VII. C.l we can draw an error variance
curve for DM (See Fig. 7.8.), where
°l = °\o +°] (7-26)
Note that as Ax falls below the value Axopt , the distortion increases more rapidly
than when Ax takes on values greater than Axopt . We say that the delta modulator
"fits" the signal if Ax = Ax opt .
3. Signal to Noise Ratio Improvement (SNRI) Due to Delta
Modulation
Assume that we have chosen the step size to be equal to Ax opt where we
have as input of the RDC system the signal alone. Then,
2 2,2^2 \Ax pt)'
r




a20x , and a
2
are the total quantization noise power, the slope overload

























































If we have as input noise alone (which has power a2n ) and the step size is
Ax opt then
< = «L. + "J. (7-28)
where a\
, <7j , and a2 are the total quantization noise power, the slope overload
noise power, and the granular noise power respectively.
Neglecting the granular noise, which is practically very small compared to
the slope overload noise, the effective noise to the RDC system will be decreased
the effective input noise power = a\ — a\Q = cr
2
n (l — A) (7.29)
where
< 1. (7.30)
See Fig. 7.9. From Equations (7.25), (7.29), and (7.30) we can find the input
effective noise power when we have noise as input.
When we have as input to the RDC system the signal as well as noise, the
root mean square value of the slope of the input will increase. From Equation (7.24)
as ( tt) increases (where Ax and T3 are not changed), s decreases. From Fig.
7.7 as s decreases, the slope overload noise power, in this case cr20x , increases.
Neglecting the granular noise, the output power of the RDC system (neglecting
any SNRI due to matched filtering) is
2,2 2G
x + an ~ asox+n
Therefore,
(SNR) ( a* \ (aj.
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D. THE ERROR IN CONVOLUTION WHEN THE OUTPUT BITS
OF THE DELTA MODULATOR ARE IN ERROR
The DM is an ADC. The bit stream output can be transmitted as a baseband
signal (twisted pair, coaxial cable, or fiber) or as a bandpass signal (modulated
carrier). Errors may occur in transmission.
A known signal at the input to a DM creates a known bit stream. Noise added
to the signal creates a different bit stream. The difference can be considered as bits
in error. The relationship between the noise characteristics and the bits in error is
not generally known.
In this section, we consider the effect on the output of the RDC system of bits
in error. Because there are two feedback circuits in the RDC system, bits in error
on the input affect future values of the output.
From first principles of delta convolution (Appendix A), the error in the con-
volution due to one bit in error is given by
econv = ±2Ci \ ^hi-fa- i) 1 (7.32)
I i=0
= ±d
where t\ is a constant for a given h(t) and T3 .
Assume that we have two bits in error. Then the bits in error can be as follows.
Both can be +1; both can be —1; or they can be of opposite sign. There are
'2\
. . ,
) combinations of two 1 s
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] combinations of a single 1 and a single — 1,
and
I j combinations of two —Is.
where ( ) is the binomial coefficient of m things taken n at a time.













-2e1 with probability -^- = -
Generally, if we have m bits in error and m is even, the error in convolution
is given by




(m - 2) • ei with probability ^~ u
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{m — k)t\ with probability










'L>Z((m - l)- £')! L-i (733)
Jk=0 ^ 2 /
where m and & are even numbers.
In the same way, if we have m bits in error, where m is an odd number, the
error in convolution is given by
(m — k)
€i with probability —
2












( ro _ i) (
7 -34 )
where m is odd and k is even (see Fig. 7.11.). Note that Equations (7.33) and
(7.34) are exactly the same except that m is even in Equation (7.33), and it is
odd in Equation (7.34). Note also that the error in convolution, for a certain error
pattern (where all bits in error have left the first n\ stages of Rx ), is independent
of time.
When the bits in error propagate through the first n\ stages of register Rx ,
the error in convolution is dependent upon the position of the bits in error and so
it is dependent on time. We want to find the signal to noise ratio at those times
when the bits in error have passed through register Rx \. Assume that we have m
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- m -3 -1 1 3 m e
Fig. 7.11. The probability of error in convolution, m odd.
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the output ~ C\
ni —1





+ noise at t = j • T3
















Assume that the probability of a bit in error is pe . So, the average time period
between two bits in error equals -*-. In practice pe < 10~
3
. As a result of this the
expected average time between two bits in error is > 1000TS .
From previous discussions, we know that the effect of a bit that has passed
through register Rx \ is the same as adding dc voltage to the output. As a result of
this and because the average time period between two bits in error is greater than
lOOOTj, an ac coupling in the output of the RDC system will tend to cancel the
effect in the output of the bits in error.
E. SIMULATION RESULTS
In this section we present simulation results when the RDC system is used to
implement a chirp matched filter and a linear filter (lowpass filter) when additive
noise is part of the input.
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1. RDC Chirp Matched Filter
The system simulated is shown in block diagram form in Fig. 7.12. The
input noise to the lowpass filter is white noise with zero mean and standard de-
viation sd i . The bandwidth of the LPF equals that of the chirp signal, and the







f2 = 5.0Hz, Td = 4.0 seconds, F = 8, and A = 1.0
When the band limited noise has a standard deviation sd,2 equal to 0.75, the average
results of six computer runs (where each run had a different seed for the random
number generator) are as follows. The maximum value of correlation = 1.641; the
output noise has approximately zero mean and a standard deviation 0.2768 where
the average chirp signal power numerically is 0.472. See Figures 7.13 and 7.14 for
the input and the result of one run. From the given results
472(SNR){ = ^—y = -0.762 dB
(5Wij)°=(S) = i5A59dB
Therefore, the signal to noise ratio improvement SNRI = 15.459 — (—0.762) =
16.221 dB.
Fig. 7.15 shows the SNRI for different values of sd.2 where theoretically
the SNRI = Td • B, and where Td • B is the pulse duration-bandwidth product
of the chirp pulse. (See Horrigan [11].) Hence, for this example, the theoretical
SNRI = 4(5) ==£ 13dB. So, SNRI using the RDC method exceeds the maximum
theoretical value by about 3 dB for this case.
Denyer [37] introduced a digital technique called Deltic processing to im-




































































technique to implement a chirp MF is less than that obtained by the RDC method
by 9 dB.
The noise performance of the RDC system can be explained as follows. In
fact, there exists a double match. The first is due to the matching of the filter to
the signal. The second is because the delta modulator step size is adjusted to fit
the input signal so there is no slope overload. When noise is added to the signal,
slope overload occurs and the delta modulator does not always track the signal
plus the noise. This lessens the effect of the noise input.
2. Lowpass Filter
In Fig. 7.16, assume that the LPFs have a cut-off frequency fc equal to
5Hz and that f\ equals 2.0 Hz where the input is
i(t) = x(t) + n(t)
where n(t) is zero mean white Gaussian noise with variance = (0.5) 2 . Assume also
that only 5 zeroes at each side of the main lobe of the impulse response of the
filters are considered.
Figures 7.17, 7.18, 7.19, and 7.20 show the input i(t), and the outputs
y\{t)<,y2{t), and y3(t). Fig. 7.18 shows that the DM acts like a filter because the
step size for the delta modulation process is adjusted to fit the signal. The slope
factor is s = 1.0. When noise plus signal are applied to the input of the delta
modulator, the slope factor s decreases leading to slope overload distortion. This
actually reduces the noise effect. In fact, the effective noise power into the RDC
system is less than the input power as derived in Equation (7.29).
We can compare the noise performance of the RDC filter with a conven-
tional LPF by defining
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Fig. 7.16. Block diagram of the system used to simulate the outputs of
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d2 (t) = y2 (Ttr +t)-x(t)
and
d3 (t) = y3 (t) - x(t)
where Ttr ~ 1 second is the transient time needed to fill the n\ stages of the register
Rx i of the RDC system.
The simulation results show that the average power of d2 (t) is equal to
0.01324 where that of d3 (t) is equal to 0.01902 which means that the output of the
RDC LPF is closer to the original signal than the output of the conventional LPF.
We then conclude that the "effective" noise into the RDC system is less than the
input noise of the conventional LPF.
Another way to show that the delta modulator is a "slope" filter is to use








and where o\,<j\,o\, and a\ are the variances of yi(t), 2/2(^)5 2/3(0 an<^ *(*) respec-
tively. We consider the case where the input i(t) is white Gaussian noise only and
where the step size of the delta modulator is chosen to fit a sinusoid of amplitude
1 volt and frequency equal to the bandwidth of the LPF which is assumed to be 5
Hz.
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• For the RDC LPF, rj and r2 decrease as the variance of the input increases.
This is because an increase in the variance of the input creates additional slope
overload conditions. The delta modulator then acts as a "slope" filter. The
slope of the output of the delta demodulator increases but at a smaller rate.
As a result of this the values of r\ and r2 decrease as a\ increases.
• When a\ is small compared to the step size, granular noise occurs and so r\
will be greater than r$.
The simulation results verify that the noise performance of the RDC sys-
tem is better than that expected from the theory of linear filters. The reason for
this is that the DM portion of the RDC system filters on the basis of slope as well
as frequency of the applied voltage.
F. USE OF VARIABLE STEP SIZE WITH THE RDC METHOD TO
OVERCOME GRANULAR NOISE OF THE IMPULSE
RESPONSE REPRESENTATION
Assume that we want to represent the impulse response h(t) for a LPF or a
band suppression filter using DM where the step size Ah is constant. For a given
sampling rate, if Ah is appropriate for the main lobe (to prevent slope overload)
then the DM values for all side lobes whose amplitudes are less than the step size
are successive values of +1 and — 1. This means that the side lobes are represented
as being constant. On the other hand, if we choose the step size Ah appropriate
for the side lobes, the DM cannot track the main lobe without increasing the
sampling frequency. This requires an increase in the number of stages of the two
shift registers Rh and Rx . One solution is to use different step sizes for different
regions of h(t). We call this the variable step size RDC method.
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1. Implementation of the Variable Step Size RDC Method
To implement the variable step size RDC method, we first define h(t) in
the range ±.^-T3 seconds. To make the impulse response causal, shift the time axis
by ^-T9 seconds. An example is shown in Fig. 7.22.
Now divide the causal impulse response into M different time intervals so
that in each interval a single step size is appropriate. In Fig. 7.22 M = 5 and,
because of symmetry, the step size for region A equals that of E and the step size
for region B equals that of D. Assume that the M intervals have ni,ri2, . .
.
, nM
samples and step sizes Ahi, Ah 2 , . . . , AIim , respectively.
Using the procedure given in Appendices A and B, it is easy to show that
( m-i
A2conv(j Ts ) = \ ^ [< Rh(i) > < Rx (i) >} • Afci
i=0
ni+ri2— 1
+ y^ t< fl*(o > • < ^(o >] • A/i2
ni+n2 + n 3 -l







+ Y [< Rh(i) > • < Rx(i) >] • AhM
i=N-nM




ni— 1 ni+n 2 — 1 N — l
k5 = A/ii • Y hi + Ah2 • Yl hi + + ^hM • Y, hl
t=0 »=ni i=N— n\f

































Equation (7.37) can be implemented as shown in Fig. 7.23 where the constant
Ax • Ts can be off the IC chip.
2. Applications
This section presents simulation results obtained using the variable step
size RDC method to implement a lowpass filter and a band suppression (notch)
filter.
a* Variable Step Size RDC Lowpass Filter -
Assume that the cutoff frequency of the LPF is 1.0 Hz. Figures 7.24.
7.25 and 7.26 show the impulse response and the staircase representations (h v (t)
and h ct (t)) when we use variable and constant step sizes and where we take into
consideration 40 zeroes on each side of the main lobe. The number of intervals is
M = 21. Fig. 7.27 shows the resulting transfer function when we use variable step
size. Also shown is the transfer function when a constant step size is used. Using
the variable step size RDC method, the ripple in the transfer function is reduced
and the filter skirts are steeper.
b. Variable Step Size RDC Band Suppression (Notch) Filter
Fig. 7.28 shows the transfer function of a band suppression filter where
fb = 1.0Hz,/a = ^ = 0.5, and A/ = 0.375.
and where
Hn (f) = #,(/) - Hb (f)
Figures 7.29, 7.30 and 7.31 show the impulse response and the corresponding stair-
case representation when we use the variable step size and constant step size RDC
method. The number of intervals for the variable step size is M — 17. The transfer
functions obtained are shown in Fig. 7.32.
From Figures 7.27 and 7.32, we can say that the variable step size
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Fig. 7.28 A band suppression filter transfer function Hn (f) where
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VIII. CONCLUSIONS AND RECOMMENDATIONS
A. CONCLUSIONS
The RDC system is a new realization of digital filters. The system can be
used as a convolver or as a correlator. The RDC system has a simple layout for IC
realization. When compared with other digital filter realizations, the RDC system
appears to require less hardware and fewer connections. The system requires no
synchronization, has no multipliers and is easily programmable. The RDC system
provides real time operation (no off-line processing). There is no limitation on the
time duration of the signal to be represented in matched filter applications. Simu-
lation results indicate the RDC system achieves noise performance which surpasses
that predicted by the theory of linear filters.
B. RECOMMENDATIONS
It is recommended that a RDC system be fabricated and tested to confirm
simulation results and to provide additional insight into this method of achieving
convolution.
It is also recommended that additional study be done and the results be ex-
tended to include adaptive delta modulation techniques.
Also, studies of other noise reduction methods including additional work on
slope filtering are recommended.
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APPENDIX A
IMPLEMENTATION OF A TRANSVERSAL FILTER
USING DELTA CONVOLUTION
Assume that we want to convolve the analog pulse signals h(t) and x(t) where
h(t) and x(t) are the delta modulation versions of h(t) and x(t). Assume that h(t)
and x(t) have number of bits n\ and n^ respectively where
ri\ < ri2
Assume also that we have two registers Rh and Rx where Rh holds the delta
modulation bits of h(t), and Rx holds the delta modulation bits of x(t) which have
to be convolved with the contents of Rh So, Rh has n\ memory stages and Rx has
ri2 stages.
By expanding Equation (3.18) we can write the result of convolution at time
j Ta as
y(t) m y(j Ta ) = Cx • I h
+h2
+ ...
7-1 j-2 j-3 j-m




,i=0 i=0 i=0 j=0
J-2 J-3 J-ni
X] x% + Yl xi + • • • + Yl x%
i=Q t=0 «=0
J-3 j-n x







which can be rewritten as
y(t)tty(j-T3 ) = C1 '{h Xj-i + 2Xj-2 + 3Xj_3 +
j-ni-1
4- ni • Xj- ni + ni • N x %
i=0
+hi Xj-2 + 2Xj_3 +
j—TH-1







The products needed to implement Equation (A.l) can be represented as
shown in Fig. A.l. A schematic diagram of a system which provides y(j Ts )
according to Equation (A.l) is shown in Fig. A.2 where f3 is the sampling fre-
quency.
In Fig. A.2 we assume that Rh register stages can have any of three states
—1,0, or +1 and that it is bidirectional. Assume also that we have a logic which
can do the following:
a) During the time periods between even and odd sampling pulses the contents
of register Rh move to the right.
b) During the time periods between odd and even sampling pulses the contents
of register Rh move to the left.
Register Rh has 2ri\ stages. The first n\ stages have to be initialized with the
delta modulation version of h(t) which can be either +1 or — 1. The last n\ stages
of register Rh have to be initialized with zeroes.
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From previous assumptions, during each time period between even and odd
sampling pulses the contents of Rk move to the right n\ times producing all prod-
ucts needed to find the convolution, and during each time period between odd
and even sampling pulses the contents of Rh move to the left rii times producing
all products needed to find the convolution. The contents of the accumulator are
multiplied by the constant C\ to produce the convolution.
Some of the disadvantages of this direct implementation of the delta convolu-
tion are
1) By looking at the columns of the XNOR gates of Fig. A. 2, we see that
the needed number n^ of binary multipliers (XNOR) gates) is




= ni • n2 + —
2 2
2) The memory required is 2n\ + n 2 bits.
3) -The high clock rate n\ • fs needed to clock Rh.
It is clear that the required number of XNOR gates and the required memory




MODIFIED AND REDUCED DELTA CONVOLUTION METHODS
1. Modified Delta Convolution
We will derive the change in the discrete convolution Aconv(i) when the input
register Rx is fully occupied where
Aconv(i) ^ conv(i • Ta ) - conv ( [i - 1] • T3
J
(£.1)
From Equation (3.14), at time t
y(t) w y(k Ta ) = y({j + n1 ] TA = Cx
ho - [xj+m -l + 2xJ+ni _ 2 + 3xJ+ni _ 3 + + (ni — 2) • Xj+2 + ("l — 1)
j
Xj+i +ni • y^Xj]
+ h x [ xJ+ni _ 2 + 2xj+ni _3 + . . . + (ni - 3) Xj+2 + (™i - 2)
xj+1 +{n l - 1)^2 Xi]
»=o
+ h2 • [ xJ+n x -8 + • • • + (»1 — 4) • Zj+2 + ("1 - 3)
j







k = integer value of — = j + n\
160
j
and where the needed products can be demonstrated as given in Fig. B.l. Collect-
ing terms gives
Or
y(k'T.) = y(\j+n 1 ]-T,) = C1
ho •
+ {h 2 -
+
J+ni-1
^ Xi -(ni -i +j) + Iiq • ni • £ 4 Xj
»=o
j+m-2
22 x i -(n i ~i +j ~ !)
j+ni-3
^ Xi • (ni -i+j -2)
i—j
3-1






^ z; • (ni -i + j - (ni - 1)) + hni _i • ^ x «
*=j i=o
*> m=0 V
j-f fij —m —
1

















Fig. B.l. Diagram showing the needed products to find the convolution
at time (j + rii)T3 .
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y ([* + 1] r.) = y (K +j + 1] • r.) = Ci .
J
^0 • [Zj+ nt + 2Xj+ni _i + 3Xj+7ll _ 2 + + ("l - 2) • Xj+3
J+l '
+(ni - 1) • xJ+2 + 7i! • y^Xj
«=0
+ *!•[ Zj+n t -1 + 2lJ+ ni _ 2 + • • • + (Hi - 3) • Xj+s
J+l
+(ni - 2) • xJ+2 + («i - 1) • 2^ x «
»=o
+ **[ Xj+ ni -2 + • • • + (»*1 — 4) • Xj+z
J+ l "





















/] *••(«! —«'+.;" — 1)
»=j
j-i
+ ^2 I —Xj + [ni — 2] • 2J x,
i=0
j'+i












rai— 1 / j+ni—m
/ J X{ • (nx — i + j — m + 1)
\ TH-1
+ (E X')( E ^-[ni-X] -x,-- £ *<>.
,»=o L=0 i=0
From Equations (B.2) and (B.4), now form Aconv(j + n\ + 1) where
AconuQ + ni + 1) = conv(\j + ni + 1] • T3 ) — conv (\j + n\) • T3 )
j+n\—m
^ Xj • (nx -i+j — m + 1)
ni —1





j+ ni — tn —
1
^ Xi - (nx -i+j-m)
j+ n\ —m




— Xj • y h{
*=0
- Y Xi • (nx - i + j - m)
Cx-
t=j
n\— 1 f / j+n\—m— 1
— Xj • > /li
»=0







/ <^m I / Xj + Xj.f ni _,
t=0
ni — 1 I j+n\—m— 1
m
m=0 j=j
ni — 1 /j+ni—m
J2 hm \ E x{
iii-i
—














/ni-l /n x -l \\
Aconv(j + m +1) = Ci • ( ^ < flfe(m) > - ( ^ < fl«(0 >
) )
(B - 6 )
\m = \ t=m / /
where < Rk(i) > means the contents of cell i of register k where k can be h or x.
We can see that the change in the discrete convolution is dependent only on
the last ni samples of the input and is independent of all other samples. Also we
can see that all the weights equal unity. The needed binary products to find the
change in the discrete convolution are represented in Fig. B.2.
2. Implementation of a Transversal Filter Using the Modified Delta
Convolution Method
To implement a transversal filter using Modified Delta Convolution, two
methods can be used.
a. The First Method
In the first method (Fig. B.3), the needed binary multipliers (XNOR







needed binary storage =2n\.
b. The Second Method
In the second method (Fig. B.4) we will use the fact that we need to
perform ni binary multiplications only and to store all the needed binary multi-
plications which were performed in the preceding steps. In this case the needed
number of binary multipliers = n\, and the needed storage is as follows:
2n 1 +(ni-l) + (n1 -2) + + 1 = n. T + »K"j+i) = Bilajfcil . Despite the fact
that in the second method the needed hardware is reduced, we still have to use a
number of XNOR gates or a number of binary storage locations proportional to
(ni) 2 . Because of this we introduce the Reduced Delta Convolution method.
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<R (0)> <R (n -1) >=hh v i ' n
,
-i
:R (0) >= X
<R (1) >= x
^V <R (n
-1) >= x ,
Fig. B.2. Diagram showing the needed products to find the change
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Fig. B.4. Diagram showing the second method of implementing
modified delta convolution.
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3. The Reduced Delta Convolution (RDC) system
In this section we introduce the reduced delta convolution (RDC) method
where the needed number of binary multipliers equals the filter length ni and the
needed binary storage equals 2n x + 1.
Let us define A2conv(k • Ta ) as follows
A2conv(k • Ta ) 4 Aconv(k Ta ) - Aconv ([k - 1] • Ta ) tB.7)
where Aconv(k Ta ) is the change in the discrete convolution which is defined in
Equation (B.l).
We now find A2conv(k Ta ) when the input register is fully occupied. At
time t where
. r * 1
= J + ni .k = integer value of
we know that
{
Aconv(k • Ta ) = Aconv ([j + ni] • Ta) = d
ho [Xj+ ni _i -f Xj+ni -2 + Zj+ni-3 + + Xj-l + Xj]
+ hi [ £j+ ni _2 +£j+ni _ 3 + + Xj-i + Xj]
+ h 2 [ xj+n x -3 + + Xj-l + Xj]
+
+
+ h ni -i[ Xj]\ (B.S)
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and
Aconv ([k + 1] - Ta ) = Acorau ([;' +m + 1] • Ta ) = C\ •
^o [^i+rn + Xj+m-i + Xj+ni _ 2 + + Xj + z>+i]
+ J»1 [ Zj+ ni _i + ^j+nt-2 + + Xj + Xj+i]
+h2 [ Xj+ni _ 2 + + Xj + Xj+i]
+
4-
From Equations (B.7), (B.8), and (B.9) we have
Xj+l] (B.9)
A2conv([k + 1] • Ta ) = Aconv ([k 4- 1] • Ta ) - Aconv (k • Ta )
A2conv(\j + nj + 1] • Ta ) = Aconv ([j +nx + 1] • Ta ) - Aconv ([j + nj] • T3 )
= C\ ' \hoXj+ ni + hiXj+ ni -i + h,2Xj+ ni -2 4- • .
.





which can be represented by Fig. B.5. Referring to Fig. B.5 and Equation (B.10),
then
n,-l
A2conv([j 4- ni 4- 1] • Ta ) =Cl - < ^^ < Rh (i) > • < Rx {i) >
I t=0
ni-l ^
-<Rx{nl )>- ]T h{ \ (£.11)
i=0 J
From Equation (B.l),
Aconv ([j + m + 1] Ta ) = conv ([/ + m] • Ta ) + Aconv([j + m + 1] • Ta ) (£.12)
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and from Equation (B.7),
Aconv([j + m + 1] • Ta ) — Aconv([j + ni] • T3 ) + A2conu([; + ni + 1] • Ta )
(5.13)
where A2conv([j + ^i + 1] • T3 ) is given by Equation (B.ll) and where at
time t = 0, conu(0) = 0.
Equations (B.ll), (B.12), and (B.13) define what we call the reduced delta





<R (n -1) >=h„
XNOR gates
from DM
A 2 conv(j+n +1)
Fig. B.5. Diagram showing the creation of A2conv (\j + n\ + 1] • Ta ).
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APPENDIX C
A CONVENTIONAL MATCHED FILTER
Fig. C.l shows a block diagram of a matched filter where
y(t) = / h(r) • w(t - r)dr
0*'
= f ' x(Td -r)-w(t- r)dr (C.l)
where x(t) is the signal to which the matched filter is matched and Td is its time
duration.
The first approximation involves writing a sampled-data form of Equation
(C.l). See Equation (3.15).
L-\
Vk-TfYl XL~ i " Wk-i (C '2 )
i=0
where
V, = VU ' Ta ), wj t w(j T3 ), and Xj ± x(j • Ts )
The sampling rate = *r must exceed the Nyquist rate. L is the number of samples
and so Td in Equation (C.l) equals L • T9 .
The samples Xj and Wj are now represented by binary words having elements
1 or identified by X 7? and u;? where
oo
m=0 n=0
where xf and wj G {0,1},
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w( t )
h( t ) =
X( T - T)
d
*> y( t)
Fig. C.l. Block diagram of a matched filter.
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We now approximate the sum in Equation (C.2) by truncating Xj to M digits






Correlating the m— digits of the binary words of the samples of x(-) with
the n— digits of the binary words of the samples of w(-) gives the digital corre-
lator (m, n) given in Fig. C.2. At each sample time the most recent sample's
n— digit enters the left most stage of the n— on-line shift register. The m— dig-
its of the sample Xj are permanently stored in the stages of the reference shift
register. But, each sample Wj has M bits and each sample Xj has N bits. So,
to obtain yjt we have to perform M • N digital correlations, where the results
of correlation are weighted by the factor Ts • 2~^m+n\ We use one reference
shift register, which has M • L binary stages, for all the M • N digital correla-
tors.
Fig. C.3 shows a block diagram of the DMF for arbitrary N and L but with
M equals to 1 because a block diagram for arbitrary M, iV and L showing all inter-
connections is cumbersome. In Fig. C.3, for convenience, the gain factor T9 called
for in Equation (5.8) has been left out of the weights 2~^ m+n ' , so the output in
fact is ?&-.
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After the input expires, the zero voltage input to the delta modulator will be
represented by a successive positive and negative pulses about zero. From Equation
(3.18) the output of the convolver equals







; j = 1,2,3,...





1 or — 1 for j — k = odd
for j — k = even
(DA)
From Equation 3.11
h(r) « h 9 (r) = Ah-Y
/
hp ] k • T9 < r < (k + 1) • Ta (D.2)
p=0
Therefore, the output level at a given sample time j • T3 when j is odd (k even)
becomes
Ts . I Y, W-T.) | -(±Ax)
\ k=0
\ k even
At Ta seconds later, j will be even (k odd) and so the dc offset value is
n, -1




Because Ts is small when we use DM , then we can expect that the distortion
will be constant and approximately equal to
Ax±—
- (total area under h(t)) (D.3)
n\— 1
__
since T3 • Yl h(k • T9 ) is approximately half the area of h(t).
k =
k odd or even
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